SRC^® Technology Research

The following papers and theses are based on research utilizing SRC technology. Where available, links to the papers or abstracts have been provided.

 

2011 |  2010 |  2008  |  2006  |  2005  |  2004  |  2003  |  2002

                

 

2011

        
        Reconfigurable Architectures Workshop (RAW-11) -- Anchorage, AK        

• Fast Hardware Computation of x mod z

       

         Applied Reconfigurable Computer Workshop (ARC2011) -- Belfast, N. Ireland        

• High-Speed Constant Weight Codeword Generators
  

2010

    
       Naval Postgraduate School -- Monterey, CA

• An Analysis of Cryptographically Significant Boolean Functions With High Correlation Immunity by Reconfigurable Computer

• Discovery of Bent Functions Using the Fast Walsh Transform

• The Circular Pipeline: Achieving Higher Throughput in the Search for Bent Functions

• Enumeration of Bent Boolean Functions by Reconfigurable Computer

 

2008

    
        Naval Postgraduate School -- Monterey, CA

• Implementation of a Cyclostationary Spectral Analysis Algorithm on an SRC Reconfigurable Computer for Real-Time Signal Processing
  

2006

Naval Postgraduate School -- Monterey, CA

• Implementation of a Quadrature Mirror Filter Bank on an SRC Reconfigurable Computer for Real-Time Signal Processing

• ELINT Signal Processing on Reconfigurable Computers for Detection and Classification of LPI Emitters

• Neural Network Design on the SRC-6 Reconfigurable Computer

HPEC 2006 -- Lexington, MA

• Running Simulink-based Designs on SRC-6

MAPLD 2006 -- Washington, DC

• On Using Simulink to Program SRC-6 Reconfigurable Computer

 

2005

HPEC 2005 -- Lexington, MA

• Mapping of a 2D SAR Backprojection Algorithm to an SRC Reconfigurable Computing MAP Processor

• A Software Methodology for Real Time Target Recognition

 Salishan High-Speed Computing Conference -- Gleneden Beach, OR

• FPGA-Based Petascale Computing

International Parallel & Distributed Processing Symposium 2005 -- Denver, CO

• Application Development on the SRC Computers, Inc. Systems

 

2004

HPEC 2004 -- Lexington, MA

• A Transformational Approach to High Performance Embedded Computing

MAPLD 2004 -- Washingtgon, D.C.

• Wavelet Spectral Dimension Reduction of Hyperspectral Imagery on a Reconfigurable Computer

• The DARPA Boolean Equation Benchmark on a Reconfigurable Computer

RAW2004 -- Santa Fe,NM

• System-Level Parallelism and Throughput Optimization in Designing Reconfigurable Computing Applications

2003

RAW 2003 in Nice, France

• Performance and Overhead in a Hybrid Reconfigurable Computer

FPL 2003, in Lisbon, Portugal

• An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers

2003 MAPLD International Conference in Washington, D.C.

• Optimum Implementation of Elliptic Curve Cryptosystems on the SRC-6E Reconfigurable Computer

• Effective Implementation of Generic Image Processing Filters on Hybrid Reconfigurable Computers

• Performance Comparison CORDIC Implementations on the SRC-6E Reconfigurable Computer

FPT2003 at University of Tokyo, Japan

• Exploiting System-Level Parallelism in the Application Development on a Reconfigurable Computer
• Implementation of Elliptic Curve Cryptosystems on a Reconfigurable Computer

 

2002

2002 MAPLD International Conference in Laurel, Maryland

• Implementation Trade-offs of Triple DES in the SRC-6e Reconfigurable Computing Environment

   

  back to top